
NXP Semiconductors
10.4 I 2 C-bus
Table 13. Dynamic characteristic: I 2 C-bus pins (Fast-mode Plus)
T amb = ? 40 ° C to +85 ° C; V DD(3V3) = V DD(IO) = 3.3 V. [1][2][3]
LPC1111/12/13/14
Symbol
f SCL
t f
t SU;DAT
Parameter
SCL clock frequency
fall time
data set-up time
Conditions
-
Min
-
-
50
Typ
-
-
-
Max
1
45
-
Unit
MHz
ns
ns
[1]
[2]
[3]
Parameters are valid over operating temperature range unless otherwise specified.
Main clock frequency 10 MHz; system clock divider AHBCLKDIV = 0x1; I 2 C-bus interface configured in master mode.
Bus capacitance C b = 550 pF; external pull-up resistance of 103 Ω .
SDA
SCL
P
S
t LOW
t r
t HIGH
t f
t SU;DAT
002aae860
Fig 20. I 2 C-bus pins clock timing
LPC1111_12_13_14_0
? NXP B.V. 2009. All rights reserved.
Objective data sheet
Rev. 00.11 — 13 November 2009
41 of 53